ASIC Physical design
Saturday, 18 August 2012
Latch up violation
Latch up in CMOS
Please refere the below link on Wikipedia for detailed explanation of Latch up.
Latch up problem in CMOS
No comments:
Post a Comment
Newer Post
Older Post
Home
Subscribe to:
Post Comments (Atom)
No comments:
Post a Comment